OCT 18 2008

Amendments to the Claims:

The listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (Cancelled).

Claim 2 (Withdrawn): A method of forming an integrated circuit transistor comprising: depositing a first dielectric layer on a substrate;

etching a gate electrode trench in the first dielectric layer wherein the gate electrode trench etch stops on the underlying substrate;

depositing a conformal gate dielectric film to line the trench; and

depositing a gate electrode conductor in the trench to cover the gate dielectric film and fill the trench.

Claim 3 (Withdrawn): A method of forming an integrated circuit transistor comprising: depositing a first dielectric layer on a substrate;

etching a gate electrode trench in the first dielectric layer to form a trench extension into the substrate that extends into the substrate a depth sufficient to include an entire device inversion channel;

depositing a conformal gate dielectric film to line the trench; and

depositing a gate electrode conductor in the trench to cover the gate dielectric film and fill the trench.

Claim 4 (Withdrawn): The method as recited in claim 2 wherein the first dielectric layer comprises one of undoped silicate glass and phospho-silicate glass.

Claim 5 (Withdrawn): The method as recited in claim 2 wherein depositing the conformal gate dielectric film to line the trench comprises the deposition of a high-K dielectric material.

Atty. Dkt. No. 03-2051/LSI1P240

App. No. 10/791,337

Claim 6 (Withdrawn): The method as recited in claim 2 wherein the gate electrode conductor comprises one of aluminum, tungsten, and polysilicon.

Claim 7 (Withdrawn): The method as recited in claim 2 further comprising defining a drain and source region in the substrate before depositing the first dielectric layer on the substrate.

Claim 8 (Withdrawn): The method as recited in claim 7 further comprising defining a lightly doped drain region and a punch through implant stop layer in the substrate before depositing the first dielectric layer on the substrate.

Claim 9 (Withdrawn): The method as recited in claim 2 further comprising defining a lightly doped drain region and a punch through implant stop layer in the substrate before depositing the first dielectric layer on the substrate.

Claim 10 (Withdrawn): The method as recited in claim 2 wherein the first dielectric layer is an interlayer dielectric and further comprising forming at least one contact hole in the first interlayer dielectric.

Claim 11 (Withdrawn): The method as recited in claim 10 wherein the at least one contact hole exposes at least one of a source, a drain, or a gate electrode and further comprising forming a salicide on the exposed at least one of a source, a drain, and a gate electrode.

Claim 12 (Withdrawn): The method as recited in claim 3 further comprising epitaxially growing a silicon layer in the trench extension.

Claim 13 (Withdrawn): The method as recited in claim 12 wherein the epitaxially grown silicon layer is a strained silicon layer formed on a SiGe layer grown in the channel trench.

Atty. Dkt. No. 03-2051/LSI1P240

App. No. 10/791,337

Claim 14 (Withdrawn): The method as recited in claim 12 wherein the epitaxially grown silicon layer is a strained silicon layer formed on a Ge layer grown in the channel trench.

Claim 15 (Withdrawn): The method as recited in claim 14 wherein the strained silicon substrate implant is formed on one of a SiGe or Ge layer.

Claims 16-17 (Cancelled).

Claim 18 (Cancelled).

Claim 19 (Previously Presented): The method as recited in claim 18 A method of forming a semiconductor integrated circuit, the method comprising:

providing a substrate comprised of semiconductor material having isolation structures formed thereon, the substrate having a planarized surface exposing the semiconductor material of the substrate so that the isolation structures define exposed transistor forming regions of the substrate surface;

forming source and drain diffusion regions in exposed transistor forming regions of the substrate surface;

annealing the semiconductor substrate:

after forming the source and drain diffusion region and after annealing, covering the surface of the semiconductor substrate with a first layer of dielectric material to form a first interlayer dielectric layer on the semiconductor substrate after formation of the source and drain diffusions;

etching a gate electrode trench in the interlayer dielectric layer, the gate electrode trench configured for the placement of a transistor gate electrode between the source and drain regions, wherein etching the gate electrode trench in the first dielectric layer further includes forming a trench extension that extends into the substrate;

lining the gate electrode trench with a high-K dielectric film; and

Atty. Dkt. No. 03-2051/LSI1P240

App. No. 10/791,337

NO. 957—:-P. 6 _

depositing a gate electrode conductive material in the gate electrode trench after lining the trench with the high-K dielectric film.

Claim 20 (Previously Presented): The method as recited in claim 19 wherein the trench extension that extends into the substrate a depth sufficient to include an entire device inversion channel for the integrated circuit device.

Claim 21 (Previously Presented): The method as recited in claim 19 further comprising epitaxially growing a silicon layer in the trench extension.

Claim 22 (Previously Presented): The method as recited in claim 21 wherein the epitaxially grown silicon layer is a strained silicon layer formed on a SiGe layer grown in the channel trench.

Claim 23 (Previously Presented): The method as recited in claim 21 wherein the epitaxially grown silicon layer is a strained silicon layer formed on a Ge layer grown in the channel trench.

Claim 24 (Currently Amended): The method as recited in claim 21 wherein the epitaxially grown silicon layer is a strained silicon layer formed the strained silicon substrate implant is formed on one of a SiGe or Ge layer.

Claim 25 (Cancelled).

Claim 26 (New): A method of forming a semiconductor integrated circuit, the method consisting of the following operations:

providing a substrate having isolation structures formed thereon so that the isolation structures define exposed transistor forming regions of the substrate surface;

forming source and drain diffusion regions in exposed transistor forming regions of the substrate surface;

Atty. Dkt. No. 03-2051/LSI1P240

App. No. 10/791,337

annealing the semiconductor substrate;

performing post anneal processes including:

covering the surface of the semiconductor substrate with a first layer of dielectric material selected from among undoped silicate glass (USG) and phospho-silicate glass (PSG) to form a first interlayer dielectric layer on the semiconductor substrate after formation of the source and drain diffusions;

etching a gate electrode trench in the interlayer dielectric layer such that the trench extends into the substrate and so that the trench is configured for the placement of a transistor gate electrode between the source and drain regions;

lining walls of the gate electrode trench with a high-K dielectric film so that walls of the interlayer dielectric layer and walls of the trench extending into the substrate have the high-K dielectric film formed thereon;

forming a strained silicon channel in the gate electrode trench after lining the trench with the high-K dielectric film;

forming a conductive gate electrode in electrical contact with the strained silicon channel;

covering the surface of the semiconductor substrate with a second layer of dielectric material comprising a nitride layer forming a second interlayer dielectric layer on the semiconductor substrate after formation of the source and drain diffusions;

forming openings in the dielectric layers to expose source, drain, and gate regions; and

forming electrical contacts with the source and drain regions and the gate electrode.